

1/10




Fig. 1  
(Prior Art)

2/10





Fig 2  
(Prior Art)

3/10



Receiver Channeliser Implemented Via  
A Decimated Filter Bank

Fig. 3  
(Prior Art)